Skip to main content

LANES

khora_core::math::simd

Constant LANES 

Source 
pub const LANES: usize = 8;
Expand description

SIMD lane width. Eight f32 lanes = one 256-bit register (AVX) and the AoSoA tile width the TrsBatchSoa kernels stride by.